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ABSTRACT
We propose an extremely energy-ecient mixed-signal approach
for performing vector-by-matrix multiplication in a time domain.
In such implementation, multi-bit values of the input and output
vector elements are represented with time-encoded digital signals,
while multi-bit matrix weights are realized with current sources, e.g.
transistors biased in subthreshold regime. With our approach, mul-
tipliers can be chained together to implement large-scale circuits
completely in a time domain. Multiplier operation does not rely on
energy-taxing static currents, which are typical for peripheral and
input/output conversion circuits of the conventional mixed-signal
implementations. As a case study, we have designed a multilayer
perceptron, based on two layers of 10 × 10 four-quadrant vector-
by-matrix multipliers, in 55-nm process with embedded NOR ash
memory technology, which allows for compact implementation of
adjustable current sources. Our analysis, based onmemory cell mea-
surements, shows that at high computing speed the drain-induced
barrier lowering is a major factor limiting multiplier precision to
∼ 6 bit. Post-layout estimates for a conservative 6-bit digital in-
put/output N × N multiplier designed in 55 nm process, including
I/O circuitry for converting between digital and time domain rep-
resentations, show ∼ 7 fJ/Op for N > 200, which can be further
lowered well below 1 fJ/Op for more optimal and aggressive design.
1 INTRODUCTION
e need for computing power is steadily increasing across all
computing domains, and has been rapidly accelerating recently
in part due to the emergence of machine learning, bioinformatics,
and internet-of-things applications. With conventional device tech-
nology scaling slowing down and many traditional approaches for
improving computing power reaching their limits, the increasing
focus now is on heterogeneous computing with application specic
circuits and specialized processors [1, 2].
Vector-by-matrix multiplication (VMM) is one of the most com-
mon operations in many computing applications and, therefore,
the development of its ecient hardware is of the utmost impor-
tance. (We will use VMM acronym to refer to both vector-by-matrix
multiplication and vector-by-matrix multiplier.) Indeed, VMM is a
core computation in virtually any neuromorphic network [3] and
many signal processing algorithms [4, 5]. For example, VMM is
by far the most critical operation of deep-learning convolutional
classiers [6, 7]. eoretical studies showed that sub-8-bit precision
is typically sucient for the inference computation [8], which is
why the most recent high-performance graphics processors support
8-bit xed-point arithmetics [9]. e low precision is also adequate
for lossy compression algorithms, e.g. those based on discrete co-
sine transform, which heavily rely on VMM operations [10]. In
another recent study, dense low-precision VMM accelerators were
proposed to dramatically improve performance and energy e-
ciency of linear sparse system solvers, which may take months of
processing time when using conventional modern supercomputers
[11]. In such solvers, the solution is rst approximated with dense
low-precision VMM accelerators, and then iteratively improved by
using traditional digital processors.
e most promising implementations of low to medium preci-
sion VMMs are arguably based on analog and mixed-signal circuits
[12]. In a current-mode implementation, the multi-bit inputs are
encoded as analog voltages/currents, or digital voltage pulses [13],
which are applied to one set of (e.g., row) electrodes of the array
with adjustable conductance cross-point devices, such as mem-
ristors [7, 13] or oating-gate memories [5, 14, 15], while VMM
outputs are represented by the currents owing into the column
electrodes. e main drawback of this approach is energy-hungry
and area-demanding peripheral circuits, which, e.g. rely on large
static currents to provide accurate virtual ground for the memristor
implementation.
In principle, the switched-capacitor approach does not have this
deciency since the computation is performed by only moving
charges between capacitors [16]. Unfortunately, the benets of
such potentially extremely energy-ecient computation are largely
negated at the interface, since reading the output, or cascading
multiple VMMs, require energy-hungry ADC and/or analog buers.
Perhaps even more serious drawback, signicantly impacting the
density (and as a result other performance metrics), is a lack of
adjustable capacitors. Instead, each cross-point element is typically
implemented with the set of xed binary-weighted capacitors cou-
pled to a number of switches (transistors), which are controlled by
the digitally-stored weight.
In this paper we propose to perform vector-by-matrix multiplica-
tion in a time-domain, combining congurability and high density
of the current-mode implementation with energy-eciency of the
switch-capacitor VMM, however, avoiding costly I/O conversion
of the laer. Our approach draws inspiration from prior work on
time-domain computing [17–21], but dierent in several important
aspects. e main dierence with respect to Refs. [19–21] is that
our approach allows for precise four-quadrant VMM using analog
input and weights. Unlike the work presented in Ref. [17], there is
no weight-dependent scaling factor in the time-encoded outputs,
making it possible to chain multipliers together to implement func-
tional large-scale circuits completely in a time domain. Inputs were
encoded in the duration of the digital pulses in recent work [13].
However, that approach shares many similar problems of current-
mode VMMs, most importantly of costly I/O conversion circuits.
Moreover, due to resistive synapses considered in Ref. [13], the
output line voltage must be pinned for accurate integration which
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Figure 1: emain idea of time-domain vector-by-matrix multiplier: (a) Circuit and (b) timing diagrams explaining the operation for single-
quadrant multiplier, assuming VOFF = 0 so that the inputs and outputs are conveniently described with Heaviside function. Note that panel
a does not show bias input I0. (c) Four-quadrant multiplier circuit diagram, showing for clarity only one matrix weight, implemented with
four current sources I++i , I
−−
i , I
−+
i , and I
+−
i . (d) e timing diagram showing example of the positive output of the four-quadrant multiplier.
e bottom diagram for f (VΣ) corresponds to the case-study circuit implementation (Fig. 2).
results in large static power consumption. Finally, in this paper, we
are presenting preliminary, post-layout performance results for a
simple though representative circuit. Our estimates are based on
the layout of the circuit in 55 nm process with embedded NOR ash
memory oating gate technology, which is very promising for the
proposed time-domain computing.
2 TIME-DOMAIN VECTOR-BY-MATRIX
MULTIPLIER
2.1 Single-adrant Dot-Product Operation
Let us rst focus on implementing N -element time-domain dot-
product (weighted-sum) operation of the form
y =
1
Nwmax
N∑
i=1
wixi , (1)
with non-negative inputs xi and output y, and with weightswi in a
range of [0,wmax]. Note that for convenience of chaining multiple
operations, the output range is similar to that of the input due to
normalization.
e i-th input and the dot-product output are time-encoded,
respectively, with digital voltages Vi and VΣ, such that:
Vi =
{
VOFF 0 ≤ t < ti ≤ T
VON ti ≤ t < 2T (2)
VΣ =
{
VOFF T ≤ t < T + tΣ ≤ 2T
VON T + tΣ ≤ t < 3T (3)
Here, value ofT−ti ∝ xi represents amulti-bit (analog) input, which
is dened within a time window [0,T ], while the value T − tΣ ∝
y represents a multi-bit (analog) output observed within a time
window [T , 2T ]. With such denitions, the maximum values for
the inputs and the output are always equal to T , their minimum
values are 0, while Vi ≡ VON for T ≤ t < 2T and VΣ ≡ VON for
2T ≤ t < 3T .
e time-encoded voltage inputs are applied to the array’s row
electrodes, which connect to the control input of the adjustable
congurable current sources, i.e. gate terminals of transistors (Fig.
1a). VOFF input is assumed to turn o the current source (transistor).
On the other hand, application ofVON voltage initiates the constant
current 0 ≤ Ii ≤ Imax, specic to the programmed value of the i-th
current source, to ow into the column electrode. is current will
charge the capacitorC which is comprised by the capacitance of the
column (drain) line and and intentionally added external capacitor.
When the capacitor voltage VC reaches threshold VTH, the output
of the digital buer will switch from VOFF to VON at time T + tΣ,
which is eectively the time-encoded output of the dot-product
operation.
Assuming for simplicity VC(t = 0) = VOFF = 0 and negligible
dependence of the currents injected by current sources on VC (e.g.,
achieved by biasing cross-point transistor in sub-threshold regime)
the charging dynamics of the capacitor is given by the dot product
of currents IiH (t − ti ), where H is Heaviside function, with their
corresponding time intervals t − ti , i.e
CVC(t) =
N∑
i=0
IiH (t − ti )(t − ti ), 0 ≤ t ≤ 2T . (4)
Before deriving the expression for the output T − tΣ, let us note
two important conditions imposed by our assumptions for the
minimum and maximum values of the output. First, the additional
(weight-dependent) bias current I0 is added to the sum in Eq. 4,
with its turn-on time always t0 = 0, to make output T − tΣ equal
to 0 for the smallest possible value of dot product, represented
by t1,2, ...,N = T and I1,2, ...,N = 0. Secondly, the largest possible
outputT −tΣ = T , which corresponds to the largest values of inputs
T − t1,2, ...,N = T and current sources I1,2, ...N = Imax, is ensured
by
Imax =
CVTH
NT
. (5)
UsingV = VTH in Eq. 4 and noting thatH is always 1 for tΣ ≥ 0, the
relation between time-encoded output and the inputs is described
similarly to Eq. 1 if we assume that currents Ii are
Ii = Imax
CVTHwi
2CVTHwmax − ImaxT ∑Ni=1wi , i = 1, 2, ...N , (6)
2
and the bias current is
I0 =
1
2
(CVTH
T
−
N∑
i=1
Ii
)
≡ 12
(
NImax −
N∑
i=1
Ii
)
. (7)
2.2 Four-adrant Multiplier
e extension of the proposed time-domain dot-product compu-
tation to time-domain VMM is achieved by utilizing the array of
current source elements and performing multiple weighted-sum op-
erations in parallel (Fig. 1a). e implementation of four-quadrant
multiplier, in which input, outputs, and weights can be of both
polarities, is shown in Figure 1c. In such dierential style imple-
mentation, dedicated wires are utilized for time-encoded positive
and negative inputs / outputs, while each weight is represented
by four current sources. e magnitude of the computed output is
encoded by the delay, just as it was discussed for single-quadrant
dot-product operation, while the output’s sign is explicitly dened
by the corresponding wire of a pair. To multiply input by the posi-
tive weight, I++i and I
−−
i are set to the same value according to Eq.
7, with the other current source pair set to I+−i = I
−+
i = 0, while it
is the opposite for the multiplication by the negative weights. Note
that with such implementation, in the most general case, the input
/ output values are represented by time-encoded voltage pulses on
both positive and negative wires of the pair, with, e.g., t+Σ − t−Σ < 0
corresponding to the positive output (Fig. 1d), and negative (or zero,
when t+Σ − t−Σ = 0) output otherwise.
e output for the proposed time-domain VMM is always com-
puted within xed 2T -long window. Its maximum and minimum
values are independent of a particular set of utilized weights and
always correspond to T and 2T , which is dierent from prior pro-
posals [17]. is property of our approach is convenient for im-
plementing large-scale circuits completely in a time-domain. For
example, VMM outputs can be supplied directly to another VMM
block or some other time-domain circuitry, e.g. implementing Race
Logic [22].
3 CASE STUDY: PERCEPTRON NETWORK
3.1 Design Methodology
e design methodology for implementing larger circuits is demon-
strated on the example of specic circuit comprised of two VMMs
and a nonlinear (“rectify-linear”) function block, which is repre-
sentative of multi-layer perceptron network (Fig. 2a, b). Figure 2c
shows gate-level implementation of VMM and rectify-linear cir-
cuits, which is suitable for pipelined operation. Specically, the
thresholding (digital buer) is implemented with S-R latch. e
rectify-linear functionality is realized with just one AND gate which
takes input from two latches that are serving a dierential pair. e
AND gate will generate a voltage pulse with t−Σ − t+Σ duration for
positive outputs from the rst VMM (see, e.g., Fig. 1d) or have zero
voltage for negative ones.
It is important to note that in the considered implementation of
rectify-linear function, the inputs to the second VMM are encoded
not in the rising edge time of the voltage pulse, i.e. T − ti , but
rather in its duration. Specically, in this case the input is encoded
by ti -long voltage pulse in the phase I (i.e. [0,T ] time interval),
and always T -long voltage pulse during the phase II ([T , 2T ] time
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Figure 2: Two-layer perceptron network: (a) Block diagram of
the considered circuit with (b) specic rectify-linear function. (c)
Implementation details of VMM and rectify-linear circuits. Panel
(c) shows only peripheral circuity required for four-quadrant dot-
product operation, which involves two rows of adjustable current
sources (oating gate transistors) and two S-R latches (highlighted
with yellow background). (d) Timing diagram for pipelined oper-
ation (shown schematically). Here τf is a combined propagation
delay of S-R latch and rectify-linear circuit. e dashed red arrows
show the ow of information between two VMMs. Note that the
inputs to VMMs are always high during the phase II.
interval). Such pulse-duration encoding is more general case of
a scheme presented in Section 2.1. Indeed, in our approach, each
product term in dot-product computation is contributed by the
total charge injected to an output capacitor by one current source,
which in turn is proportional to the total time that current source
is on. In the scheme discussed in Section 2.1, voltage pulse always
ends at 2T and thus encoding in the rising edge time of a pulse is
equivalent to the encoding in the pulse duration.
Additional pass gates, one per each output line, are controlled by
RESET signals (Fig. 2c) and are used to pre-charge output capacitor
before starting new computation. Controlled by SET signal, the
output OR gate is used to decouple computations in two adjacent
VMMs. Specically, the OR gate and SET signal allow to generate
phase II’s T -long pulses applied to the second VMM and, at the
same time, pre-charge and start new phase I computation in the
rst VMM. Using appropriate periodic synchronous SET and RESET
signals, pipelined operation with period 2T + τreset is established,
where τreset is a time needed to pre-charge output capacitor (Fig.
2d).
ough the slope of activation function is equal to one in the
considered implementation, it can be easily controlled by appropri-
ate scaling of VMM weights (either in one or both VMMs). Also,
because of strictly positive inputs, in principle, only two-quadrant
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Figure 3: Layout of the implemented 10 × 10 × 10 network. Here,
label A denotes 10 × 20 supercell array, B/C shows column/row pro-
gram and erase circuitry, D is one “neuron” block, which includes
conservative 0.4 pF MOSCAP output capacitor, S-R latch based on
(W = 120 nm, L = 900 nm) transistors, pass gates, and rectify-linear /
pipelining circuit, and E is outputmultiplexer. All clock and control
signals are generated externally.
multiplier is needed for the second layer, which is easily imple-
mented by removing all input wires carrying negative values in the
four-quadrant design (Fig. 1c).
3.2 Embedded NOR Flash Memory
Implementation
We have designed two-layer perceptron network, based on two
10 × 10 four-quadrant multipliers, in 55 nm CMOS process with
modied embedded ESF3 NOR ash memory technology [23]. In
such technology, erase gate lines in the memory cell matrix were
rerouted (Fig. 2c) to enable precise individual tuning of the oat-
ing gate (FG) cells’ conductances. e details on the redesigned
structure, static and dynamic I -V characteristics, analog retention,
and noise of the oating gate transistors, as well as results of high
precision tuning experiments can be found in Ref. [15].
e network, which features 10 inputs and 10 hidden-layer /
output neurons, is implemented with two identical 10 × 20 arrays
of supercells, CMOS circuits for the pipelined VMM operation and
rectify-linear transfer function as described in previous subsection,
as well as CMOS circuitry for programming and erasure of the
FG cells (Fig. 3). During operation, all FG transistors are biased
in subthreshold regime. e input voltages are applied to control
gate lines, while the output currents are supplied by the drain
lines. Because FG transistors are N-type, the output lines are not
discharged to the ground with RESET signal, but rather charged
to VRESET = VTH + ∆VD, i.e. ∆VD above the threshold voltage VTH
of S-R latch. In this case, VMM operation is performed by sinking
currents via adjustable current sources based on FG memory cells.
4 DESIGN TRADEOFFS AND PERFORMANCE
ESTIMATES
Obviously, understanding the true potentials of the proposed time-
domain computing would require choosing optimal operating con-
ditions and careful tuning of the CMOS circuit parameters. Fur-
thermore, the optimal solution will dier depending on the specic
optimization goals and input constrains such as VMM size and
precision of operation. Here, we discuss important tradeos and
factors at play in the optimization process, focusing specically on
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Figure 4: Relative output error shown as (a) function of maximum
drain current Imax and select gate voltage, assuming drain voltage
variation ∆VD = 0.2 V, and (b) function of drain voltage at VSG = 0.8
V. e error in both panels was calculated by tuning cells to dier-
ent memory states and experimentally measuring changes in sub-
threshold drain current. In all cases, VCG =1.2 V and VS = VEG = 0
V.
the computing precision. We then provide preliminary estimates
for area, performance, and energy eciency.
4.1 Precision
ere are number of factors which may limit computing precision.
e weight precision is aected by the tuning accuracy, dri of
analog memory state, and drain current uctuations due to intrinsic
cell’s noise. ese issues can be further aggravated by variations
in ambient temperature. Earlier, it has been shown that, at least
in small-scale current-mode VMM circuits based on similar 55-nm
ash technology, even without any optimization, all these factors
combined may allow up to 8 bit eective precision for majority
of the weights [15]. We expect that just like for current-mode
VMM circuits, the temperature sensitivity will be improved due to
dierential design and utilization of higher drain currents, which
is generally desired for optimal design.
Our analysis shows that for the considered memory technology,
the main challenge for VMM precision is non-negligible depen-
dence of FG transistor subthreshold currents on the drain volt-
age (Fig. 4), due to the drain-induced barrier lowering (DIBL). To
cope with this problem, we minimized the relative output error
Error = |Imax(VRESET)− Imax(VRESET−∆VD)|/Imax(VRESET). In gen-
eral, Error depends on the pre-charged drain voltage VRESET, the
voltage swing on the drain line ∆VD = VRESET −VTH, control and
select gate voltages, and the maximum drain current utilized for
weight encoding. In our initial study, we assumed thatVRESET = 0.7
4
V, which cannot be too small, due to ID ∝ 1 − exp(−VD/VT) in sub-
threshold regime (with VS = 0 V), but otherwise has weak impact
on Error. Furthermore, for simplicity, we assumed that ∆VD = 0.2
V, which cannot be too low because of static and short-circuit leak-
ages in CMOS gates (see below), and that VCG = 1.2 V, which is a
standard CMOS logic voltage in 55 nm process. We found that the
drain current is especially sensitive to select gate voltages with the
distinct optimum at VSG ∼ 0.8 V (Fig. 4a). is is apparently due
to shorter eective channel length for higher VSG, and hence more
severe DIBL, and voltage divider eect at lower VSG. Furthermore,
the drain dependency is the smallest at higher drain currents Imax ∼
1 µA (Fig. 4a), though naturally bounded by the upper limit of the
subthreshold conduction (Fig. 4b). At such optimal conditions,
Error could be less than 2% (Fig. 4a), which is ensuring at least 5
bits of computing precision.
Similarly to all FG-based analog computing, majority of the
process variations, a typical concern for any analog or mixed-signal
circuits, can be eciently compensated by adjusting currents of FG
devices, provided that such variations can be properly characterized.
is, e.g., includes VTH mismatches (which can be up to 20 mV
rms for the implemented S-R latch according to our Monte Carlo
simulations). e only input dependent error, which cannot be
easily compensated, is due to the variations in the slope of the
transfer characteristics of S-R latch gates. However, this does not
seem to be a serious issue for our design, given that the threshold
for the drain voltage is always crossed at the same voltage slew rate.
Also, note that variations in sub-threshold slope are not important
for our circuit because of digital input voltages.
VMM precision can be also impacted by the factors similar to
those of switch-capacitor approach, including leakages via OFF-
state FG devices, channel charge injection from pass transistor
at the RESET phase, and capacitive coupling of the drain lines.
Fortunately, the dominating coupling between D and CG lines is
input-independent and can be again compensated by adjusting the
weights.
4.2 Latency, Energy, and Area
For a given VMM size N , the latency (i.e. 2T ) is decreased by
using higher Imax and/or reducing C . e obvious limitation to
both are degradation in precision, as discussed in previous section,
and also intrinsic parasitics of the array, most importantly drain
line capacitance Cdrain. Our post-layout analysis shows that for
the implemented circuit and optimal Imax, the latency per single
bit of computing precision is 2T0 ≤ 1 ns, and roughly 2T02p for
higher precision p, e.g., ∼ 100 ns for 6-bit VMM. ese estimates
are somewhat pessimistic because of conservative choice of C ≈
200Cdrain = 0.04 pF per input, which ensures ¡0.5% votlage drop
on the drain line due to capacitive coupling. (Note that in the
implemented VMM circuit the intrinsic delay does not scale with
array size because of the utilized bootstrapping technique.)
e energy per operation is contributed by the dynamic compo-
nent of charging/discharging of control gate and drain lines as well
as external output capacitors, and the static component, includ-
ing vdd-to-ground and short-circuit leakages in the digital logic.
Naturally, CMOS leakage currents are suppressed exponentially by
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Figure 5: (a) Energy and (b) area per operation and their break-
downs for a 6-bit digital-input digital-output time-domain VMM as
a function of its size for the conservative case with C ≈ 200Cdrain.
In particular, the bar chart shows contribution of I/O circuitry for
converting between digital and time-domain representation (red
column), neuron circuitry excluding capactor (cyan column), and
memory cell array and external capacitor (remaining white). Era-
sure/programming circuitry was not included in the area estimates
because it can be shared among multiple VMMs. N is incremented
by 50, except for the rst bar, which shows data for 10 × 10 VMM.
increasing drain voltage swing, and can be further reduced by lower-
ing CMOS transistor currents (i.e. increasing length to width ratio),
while still keeping propagation delay τf negligible as compared toT .
e increase in the drain swing, however, have negative impact on
VMM precision (Fig. 4b) and dynamic energy. Determining optimal
value of ∆VD and by how much CMOS transistor currents can be
reduced without negatively impacting precision is important future
research. e estimates, based on the implemented layout (with
rather suboptimal value of C), ∆VD = 0.2 V, and N = 10, show
that the total energy is about 5.44 pJ for 10 × 10 VMM, or equiva-
lently 38.6 TOps/J, with the static energy contributes roughly 65%
of the total budget. e energy-eciency signicantly improves
for larger VMMs, e.g. reaching ∼ 120 TOps/J for N = 100, due
to reduced contribution of static energy component. It becomes
even larger, potentially reaching 150 TOps/J for N = 1000, at which
point it is completely dominated by dynamic energy related to
charging/discharging external capacitor.
e area breakdown by the circuit components was accurately
evaluated from the layout (Fig. 3). Clearly, because of rather small
implemented VMMs, the peripheral circuitry dominates, with one
neuron block occupying ∼ 1.5 larger area than the whole 10 × 20
supercell array. However, with larger and more practical array sizes
(e.g. N > 200), the area is completely dominated by the memory
array and external capacitors, which occupy ∼ 25% and ∼ 75%,
respectively, of the total area for the conservative design.
5
In some cases, e.g. convolutional layers in deep neural networks,
the same matrix of weights (kernels) is utilized repeatedly to per-
form large number of multiplications. To increase density, VMM
operations are performed using time-division-multiplexing scheme
which necessitates storing temporal results and, for our approach,
performing conversion between digital and time-domain repre-
sentations. Fortunately, the conversion circuitry for the proposed
VMM can be very ecient due to digital nature of time-encoded
input/output signals. We have designed such circuitry in which
the input conversion is performed with a shared counter and a
simple comparator-latch to create time-modulated pulse, while the
pulse-encoded outputs are converted to digital signals with a help
of shared counter and a multi-bit register. Figure 5 summarizes
energy and area for a time-domain multiplier based on the conser-
vative design, in particular showing that the overhead of the I/O
conversion circuitry drops quickly and becomes negligible as VMM
size increases.
With a more advanced design, which will require more detailed
simulations, the external capacitor can be signicantly scaled down
or eliminated completely. (For example, the capacitive coupling
can be eciently suppressed by adding dummy input lines and
using dierential input signaling.) In this case, latency and energy
will be limited by intrinsic parasitics of the memory cell array, and,
e.g., can be below 2 ns and 1 fJ per operation, respectively, for 6-bit
1000×1000 VMM. Moreover, the energy and latency are expected to
improve with scaling of CMOS technology (decrease proportionally
to the feature size).
e proposed approach compares very favourably with previ-
ously reported work, such as current-based 180 nm FG/CMOS VMM
with measured 5,670 GOps/J [14], current-based 180 nmCMOS 3-bit
VMM with estimated 6,390 GOps/J [12], switch-cap 40 nm CMOS
3-bit VMM with measured 7,700 GOps/J [16], memristive 22-nm
4-bit VMM with estimated 60,000 GOps/J [7], and ReRAM-based 14
nm 8-bit VMMwith estimated 181.8 TOps/J [13]. Note that the most
impressive reported energy eciency numbers do not account for
costly I/O conversion, specic to these designs.
5 SUMMARY
We have proposed novel time-domain approach for performing
vector-by-matrix computation and then presented the designmethod-
ology for implementing larger-scale circuit, based on the proposed
multiplier, completely in time domain. As a case study, we have
designed a simple multilayer perceptron network, which involves
two layers of 10 × 10 four-quadrant vector-by-matrix multipliers,
in 55-nm process with embedded NOR ash memory technology.
In our performance study, we have focused on the detailed charac-
terization of the most important factor limiting the precision, and
then discussed key trade-os and key performance metrics. e
post-layout estimates for the conservative design which also in-
cludes the I/O circuitry to convert between digital and time-domain
representation, show up to > 150 TOps/J energy eciency at > 5
bit computing precision. A much higher energy eciency, exceed-
ing POps/J energy eciency threshold, can be potentially achieved
by using more aggressive CMOS technology and advanced design,
though this opportunity requires more investigation.
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